


Fig. 1



TITLE: COMBINATIONAL APPROACH FOR DEVELOPING BUILDING BLOCKS OF DSP COMPILER INVENTORS NAME: Ashik Kumar S. Nagaraj et al.

DOCKET NO.: 884.891US1





Fig.3

3/7



DOCKET NO.: 884.891US1




Fig.5

DOCKET NO.: 884.891US1





Fig. 6



TITLE: COMBINATIONAL APPROACH FOR DEVELOPING BUILDING BLOCKS OF DSP COMPILER INVENTORS NAME: Ashik Kumar S. Nagaraj et al.

DOCKET NO.: 884.891US1

7/7

≥ 008 810 805 108 805 804 808 **VOLATILE** NETWORK **MEMORY INTERFACE** 808 **PROCESSING** NON-VOLATILE BUS UNIT **MEMORY** 825 **PROGRAM** 815 850 REMOVABLE COMMUNICATION **STORAGE** CONNECTION

Fig. 8

INPUT

918

818

OUTPUT

814

NON-REMOVABLE

STORAGE